An eight-bit prefetch circuit for high-bandwidth DRAM's. - Toshio Sunaga; Koji Hosokawa; Yutaka Nakamura; Manabu Ichinose; Yasuyuki Igarashi (IEEE J. Solid State Circuits, 1997)