High-Throughput DTW accelerator with minimum area in AMD FPGA by HLS. - Marco Hormigo-Jiménez; Javier Hormigo (DCIS, 2023)