Modified Binary Multiplier Architecture to Achieve Reduced Latency and Hardware Utilization. - Geetam Singh Tomar; Marcus Lloyde George (Wirel. Pers. Commun., 2018)