Markus Pister

Affiliations:
  • Saarland University, Germany
  • AbsInt GmbH, Saarbrücken, Germany


According to our database1, Markus Pister authored at least 10 papers between 2005 and 2021.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2021
Testing Implementation Soundness of a WCET Analysis Tool.
Proceedings of the A Journey of Embedded and Cyber-Physical Systems, 2021

2019
TimeWeaver: A Tool for Hybrid Worst-Case Execution Time Analysis.
Proceedings of the 19th International Workshop on Worst-Case Execution Time Analysis, 2019

2013
Confidence in Timing.
Proceedings of the SAFECOMP 2013, 2013

2012
Timing model derivation: pipeline analyzer generation from hardware description languages.
PhD thesis, 2012

Meeting Real-Time Requirements with Multi-core Processors.
Proceedings of the Computer Safety, Reliability, and Security, 2012

2010
Semi-automatic derivation of timing models for WCET analysis.
Proceedings of the ACM SIGPLAN/SIGBED 2010 conference on Languages, 2010

2009
Memory Hierarchies, Pipelines, and Buses for Future Architectures in Time-Critical Embedded Systems.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2009

2008
Timing Validation of Automotive Software.
Proceedings of the Leveraging Applications of Formal Methods, 2008

2007
A Framework for Static Analysis of VHDL Code.
Proceedings of the 7th Intl. Workshop on Worst-Case Execution Time (WCET) Analysis, 2007

2005
Generic Software Pipelining at the Assembly Level.
Proceedings of the 9th International Workshop on Software and Compilers for Embedded Systems, Dallas, Texas, USA, September 29, 2005


  Loading...