A driver load model for capacitive coupled on-chip interconnect buses. - Markus Tahedl; Hans-Jörg Pfleiderer (SoC, 2003)

Dynamic Wire Delay and Slew Metrics for Integrated Bus Structures. - Markus Tahedl; Hans-Jörg Pfleiderer (PATMOS, 2004)