Fully integrated, high performance triple SD PLL (2.2Ghz to 4.4Ghz) with minimized interaction. - Stefano Cipriani; Eric Duvivier; Gianni Puccio; Lorenzo Carpineto; Biagio Bisanti; Francesco Coppola; Martin Alderton; Jeremy Goldblatt (ESSCIRC, 2008)