A TDC-less ADPLL with 200-to-3200MHz range and 3mW power dissipation for mobile SoC clocking in 22nm CMOS. - Nathaniel J. August; Hyung-Jin Lee; Martin Vandepas; Rachael J. Parker (ISSCC, 2012)