A 1.3-cycle lock time, non-PLL/DLL clock multiplier based on direct clock cycle interpolation for "clock on demand". - Takanori Saeki; Masafumi Mitsuishi; Hiroaki Iwaki; Mitsuaki Tagishi (IEEE J. Solid State Circuits, 2000)