A CMOS gate array with dynamic-termination GTL I/O circuits. - Junya Kudoh; Toshiro Takahashi; Yukio Umada; Masaharu Kimura; Shigeru Yamamoto; Youichi Ito (ICCD, 1995)