A built-in test circuit for open defects at interconnects between dies in 3D ICs. - Widianto; Hiroyuki Yotsuyanagi; Akira Ono; Masao Takagi; Masaki Hashizume (3DIC, 2011)