Three Dimensional FPGA Architecture with Fewer TSVs. - Motoki Amagasaki; Masato Ikebe; Qian Zhao 001; Masahiro Iida; Toshinori Sueyoshi (IEICE Trans. Inf. Syst., 2018)