Configurable multi-processor architecture and its processor element design. - Tsutomu Nishimura; Takuji Miki; Hiroaki Sugiura 003; Yuki Matsumoto; Masatsugu Kobayashi; Toshiyuki Kato; Tsutomu Eda; Hironori Yamauchi (ASP-DAC, 2006)

4.9 A 1ms high-speed vision chip with 3D-stacked 140GOPS column-parallel PEs for spatio-temporal image processing. - Tomohiro Yamazaki; Hironobu Katayama; Shuji Uehara; Atsushi Nose; Masatsugu Kobayashi; Sayaka Shida; Masaki Odahara; Kenichi Takamiya; Yasuaki Hisamatsu; Shizunori Matsumoto; Leo Miyashita; Yoshihiro Watanabe; et al. (ISSCC, 2017)

Design and Performance of a 1 ms High-Speed Vision Chip with 3D-Stacked 140 GOPS Column-Parallel PEs. - Atsushi Nose; Tomohiro Yamazaki; Hironobu Katayama; Shuji Uehara; Masatsugu Kobayashi; Sayaka Shida; Masaki Odahara; Kenichi Takamiya; Shizunori Matsumoto; Leo Miyashita; Yoshihiro Watanabe; Takashi Izawa; et al. (Sensors, 2018)