A preamplifier circuit with offset-voltage control technique for 50-Gb/s CMOS PAM4 receiver. - Masaya Miyabe; Toshiyuki Inoue; Masataka Inoue; Shinya Nakashioya; Akira Tsuchiya; Keiji Kishine (ICEIC, 2022)