Clock skew reduction in ASIC logic design: a methodology for clock tree management. - Alessandro Balboni; Claudio Costi; Massimo Pellencin; Andrea Quadrini; Donatella Sciuto (IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 1998)