Practical experience designing and debugging an FPGA for a real-time ethernet industrial bus. - Matheus Berger Oliveira; Joao de Moraes; Sérgio Luis Cechin; Taisy Silva Weber; Joao Netto (LATS, 2017)