A 600 MHz, 3.57 psR M S Jitter, 1.84 mW Power Consumption Phase Locked Loop in 12nm FinFET. - Matteo Chiariello; Marco Privitera; Andrea La Gala; Alfio Dario Grasso; Marcello De Matteis (ICICDT, 2025)