Matthias May

Orcid: 0000-0002-2540-850X

According to our database1, Matthias May authored at least 13 papers between 2007 and 2023.

Collaborative distances:

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2023
Deep Learning in Surgical Workflow Analysis: A Review of Phase and Step Recognition.
IEEE J. Biomed. Health Informatics, November, 2023

PoCaPNet: A Novel Approach for Surgical Phase Recognition Using Speech and X-Ray Images.
CoRR, 2023

2022
PoCaP Corpus: A Multimodal Dataset for Smart Operating Room Speech Assistant Using Interventional Radiology Workflow Analysis.
Proceedings of the Text, Speech, and Dialogue - 25th International Conference, 2022

2017
Towards Automatic Abdominal Multi-Organ Segmentation in Dual Energy CT using Cascaded 3D Fully Convolutional Network.
CoRR, 2017

2013
"And Then, the Weekend Started": Story of a WSN Deployment on a Construction Site.
J. Sens. Actuator Networks, 2013

Cross-Layer Error Resilience and Its Application to Wireless Communication Systems.
J. Low Power Electron., 2013

2012
HSR and PROFINET IRT bandwidth management in generic embedded systems.
Proceedings of 2012 IEEE 17th International Conference on Emerging Technologies & Factory Automation, 2012

A Case Study on Error Resilient Architectures for Wireless Communication.
Proceedings of the Architecture of Computing Systems - ARCS 2012 - 25th International Conference, Munich, Germany, February 28, 2012

2011
A monolithic LTE interleaver generator for highly parallel SMAP decoders.
Proceedings of the 2011 Wireless Telecommunications Symposium, 2011

2010
A rapid prototyping system for error-resilient multi-processor systems-on-chip.
Proceedings of the Design, Automation and Test in Europe, 2010

A 150Mbit/s 3GPP LTE Turbo code decoder.
Proceedings of the Design, Automation and Test in Europe, 2010

2008
A Case Study in Reliability-Aware Design: A Resilient LDPC Code Decoder.
Proceedings of the Design, Automation and Test in Europe, 2008

2007
Evaluation of High Throughput Turbo-Decoder Architectures.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2007), 2007


  Loading...