A 10 K-gate 950 MHz CML demonstrator circuit made with a 1- mu m trench-isolated bipolar silicon technology. - Maurice P. Depey; Francis Dell'ova; Jean-Marc Chateau; Catherine Mallardeau; Albert J. Fryers; Klaus Woerner (IEEE J. Solid State Circuits, 1989)