Hardware Architecture and FPGA Implementation of Low Latency Turbo Encoder for Deep-Space Communication Systems. - Meghvern Pathak; Rahul Shrestha (VLSID, 2023)