A 250-MHz skewed-clock pipelined data buffer. - Mehrdad Heshami; Bruce A. Wooley (IEEE J. Solid State Circuits, 1996)