A gate-level timing model for SOI circuits. - Mehrdad Shahriari; Farid N. Najm (ICECS, 2001)