Cost reduction of system-level tests with stressed structural tests and SVM. - Jing-Jia Liou; Meng-Ta Hsieh; Jun-Fei Cherng; Harry H. Chen (VLSI-SoC, 2015)