0.35µ, 1 GHz, CMOS Timing Generator Using Array of Digital Delay Lock Loops. - Balaji Srinivasan; Vinay Bhaskar Chandratre; Menka Tewani (VLSI Design, 2008)