An 8MB level-3 cache in 32nm SOI with column-select aliasing. - Don Weiss; Michael Dreesen; Michael Ciraula; Carson Henrion; Chris Helt; Ryan Freese; Tommy Miles; Anita Karegar; Russell Schreiber; Bryan Schneller; John J. Wuu (ISSCC, 2011)