Optimal two level partitioning and loop scheduling for hiding memory latency for DSP applications. - Zhong Wang 004; Michael Kirkpatrick 001; Edwin Hsing-Mean Sha (DAC, 2000)