Adversarial Satisfiability Problem - Michele Castellana; Lenka Zdeborová (CoRR, 2010)

Trace-based automated logical debugging for high-level synthesis generated circuits. - Pietro Fezzardi; Michele Castellana; Fabrizio Ferrandi (ICCD, 2015)