A 40 Gb/s Adaptive CTLE Using a Sub-Sampled PAM-4 Clock Recovery Circuit in 65nm CMOS. - Alok Kumar; Ishan Mishra; Tejavanth Kothani; Rajshekhar Mukherjee; Midhun V; Shalabh Gupta (ISCAS, 2025)