CCSDS 131.2-B-1 Serial Concatenated Convolutional Turbo Decoder Architecture for Efficient FPGA Implementation. - Miguel Ángel Pérez Naranjo; Víctor P. Gil Jiménez (IEEE Access, 2023)