A 400-MHz random-cycle dual-port interleaved DRAM (D2RAM) with standard CMOS Process. - Masanori Shirahama; Yasuhiro Agata; Toshiaki Kawasaki; Ryuji Nishihara; Wataru Abe; Naoki Kuroda; Hiroyuki Sadakata; Toshitaka Uchikoba; Kazunari Takahashi; Kyoko Egashira; Shinji Honda; Miho Miura; et al. (IEEE J. Solid State Circuits, 2005)