Layout-aware variation evaluation of analog circuits and its validity on op-amp designs. - Kota Shinohara; Mihoko Hidaka; Jing Li 072; Qing Dong 002; Bo Yang 004; Shigetoshi Nakatake (ACM Great Lakes Symposium on VLSI, 2011)