Exploiting algorithmic-level memory parallelism in distributed logic-memory architecture through hardware-assisted dynamic graph (abstract only). - Yu Bai 004; Abigail Fuentes-Rivera; Mingjie Lin; Mike Riera (FPGA, 2013)