A CMOS mixed-signal clock and data recovery circuit for OIF CEI-6G+ backplane transceiver. - Mike Yun He; John Poulton (IEEE J. Solid State Circuits, 2006)