A 52-Gb/s Sub-1-pJ/bit PAM4 Receiver in 40-nm CMOS for Low-Power Interconnects. - Can Wang 009; Li Wang 083; Zhao Zhang 004; Milad Kalantari Mahmoudabadi; Weimin Shi; C. Patrick Yue (IEEE Open J. Circuits Syst., 2021)