A 40MS/s 12-bit Zero-Crossing Based SAR-Assisted Two-Stage Pipelined ADC with Adaptive Level Shifting. - Yung-Te Chang; Min-Rui Wu; Chih-Cheng Hsieh (ISCAS, 2019)