A power cut-off technique for gate leakage suppression [CMOS logic circuits]. - Mindaugas Draidiiulis; Per Larsson-Edefors; Daniel Eckerbert; Henrik Eriksson (ESSCIRC, 2004)