An all-digital delay-locked loop for high-speed memory interface applications. - Shih-Lun Chen; Ming-Jing Ho; Yu-Ming Sun; Maung Wai Lin; Jung-Chin Lai (VLSI-DAT, 2014)