Miquel Roca

Orcid: 0000-0003-4648-5683

Affiliations:
  • University of the Balearic Islands, Department of Industrial Engineering and Construction, Palma, Spain


According to our database1, Miquel Roca authored at least 58 papers between 1995 and 2023.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2023
Fully Parallel Stochastic Computing Hardware Implementation of Convolutional Neural Networks for Edge Computing Applications.
IEEE Trans. Neural Networks Learn. Syst., December, 2023

Corrections to "Digital implementation of Radial Basis Function Neural Networks Based on Stochastic Computing".
IEEE J. Emerg. Sel. Topics Circuits Syst., September, 2023

Highly Optimized Hardware Morphological Neural Network Through Stochastic Computing and Tropical Pruning.
IEEE J. Emerg. Sel. Topics Circuits Syst., March, 2023

Digital Implementation of Radial Basis Function Neural Networks Based on Stochastic Computing.
IEEE J. Emerg. Sel. Topics Circuits Syst., March, 2023

Sensor node design and evaluation for quality assurance of drugs.
Proceedings of the 21st IEEE Interregional NEWCAS Conference, 2023

Monitoring Medicine Quality Conservation: An IoT-Based Platform Design.
Proceedings of the International Symposium on Networks, Computers and Communications, 2023

Stochastic Computing-based on-chip Training Circuitry for Reservoir Computing Systems.
Proceedings of the 38th Conference on Design of Circuits and Integrated Systems, 2023

Approximate arithmetic aware training for stochastic computing neural networks.
Proceedings of the 38th Conference on Design of Circuits and Integrated Systems, 2023

2022
Hardware Implementation of Stochastic Computing-based Morphological Neural Systems.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2022

Improving efficiency of a Stochastic Computing-based Morphological Neural Network.
Proceedings of the 37th Conference on Design of Circuits and Integrated Systems, 2022

2021
A Bulk-Controlled Low-Voltage CMOS Quadrature Oscillator.
CoRR, 2021

Stochastic Computing co-processing elements for Evolving Autonomous Data Partitioning.
Proceedings of the XXXVI Conference on Design of Circuits and Integrated Systems, 2021

Exploiting Correlation in Stochastic Computing based Deep Neural Networks.
Proceedings of the XXXVI Conference on Design of Circuits and Integrated Systems, 2021

2020
Energy-Efficient Pattern Recognition Hardware With Elementary Cellular Automata.
IEEE Trans. Computers, 2020

Efficient parallel implementation of reservoir computing systems.
Neural Comput. Appl., 2020

Fully-parallel Convolutional Neural Network Hardware.
CoRR, 2020

Stochastic-based Neural Network hardware acceleration for an efficient ligand-based virtual screening.
CoRR, 2020

SoC Kohonen Maps Based on Stochastic Computing.
Proceedings of the 2020 International Joint Conference on Neural Networks, 2020

FPGA Implementation of Random Vector Functional Link Networks based on Elementary Cellular Automata.
Proceedings of the XXXV Conference on Design of Circuits and Integrated Systems, 2020

2019
Compact Hardware Synthesis of Stochastic Spiking Neural Networks.
Int. J. Neural Syst., 2019

Stochastic Radial Basis Neural Networks.
Proceedings of the 29th International Symposium on Power and Timing Modeling, 2019

Self-learning perceptron using a digital memristor emulator.
Proceedings of the 8th International Conference on Modern Circuits and Systems Technologies, 2019

Self-Organizing Maps hybrid Implementation Based on Stochastic Computing.
Proceedings of the XXXIV Conference on Design of Circuits and Integrated Systems, 2019

2018
Reservoir Computing Hardware for Time Series Forecasting.
Proceedings of the 28th International Symposium on Power and Timing Modeling, 2018

Design and implementation of passive memristor emulators using a charge-flux approach.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2018

A Purely Digital Memristor Emulator based on a Flux-Charge Model.
Proceedings of the 25th IEEE International Conference on Electronics, Circuits and Systems, 2018

Cyclic Reservoir Computing with FPGA Devices for Efficient Channel Equalization.
Proceedings of the Artificial Intelligence and Soft Computing, 2018

2017
Noise tolerant probabilistic logic for statistical pattern recognition applications.
Integr. Comput. Aided Eng., 2017

An analytical delay model for ReRAM memory cells.
Proceedings of the 27th International Symposium on Power and Timing Modeling, 2017

Foreword.
Proceedings of the 12th International Conference on Design & Technology of Integrated Systems In Nanoscale Era, 2017

Analysis of two different charge injector candidates for an on-chip Floating Gate recharging system.
Proceedings of the 12th International Conference on Design & Technology of Integrated Systems In Nanoscale Era, 2017

2014
A new on-line bandwidth tuning approach for biquad OTA-C filters.
Microelectron. J., 2014

Method to evaluate energy saving techniques in data buses.
Proceedings of the 24th International Workshop on Power and Timing Modeling, 2014

2012
Optimised design of an organic thin-film transistor amplifier using the gm/ID methodology.
IET Circuits Devices Syst., 2012

2011
Band-Pass Filter Design with Diagnosis Facilities Based on Predictive Techniques.
J. Electron. Test., 2011

2010
Application of Predictive Oscillation-Based Test to a CMOS OpAmp.
IEEE Trans. Instrum. Meas., 2010

2009
Verifying Functional Specifications by Regression Techniques on Lissajous Test Signatures.
IEEE Trans. Circuits Syst. I Regul. Pap., 2009

Predictive test strategy for CMOS RF mixers.
Integr., 2009

Predictive Test Technique for Diagnosis of RF CMOS Receivers.
Proceedings of the 27th IEEE VLSI Test Symposium, 2009

2007
A Module for BiST of CMOS RF Receivers.
J. Electron. Test., 2007

2006
Improved Fault Detection Using a Charge Monitor.
Proceedings of the 7th Latin American Test Workshop, 2006

2004
On-line Monitoring Capabilities of Oscillation Test Techniques: Results Demonstration in an OTA.
Proceedings of the 10th IEEE International On-Line Testing Symposium (IOLTS 2004), 2004

2003
Analysis of dissipation energy of switching digital CMOS gates with coupled outputs.
Microelectron. J., 2003

A new BICS for CMOS operational amplifiers by using oscillation test techniques.
Microelectron. J., 2003

A BICS for CMOS OpAmps by Monitoring the Supply Current Peak.
J. Electron. Test., 2003

Analysis of the Contribution of Interconnect Effects in the Energy Dissipation of VLSI Circuits.
Proceedings of the Integrated Circuit and System Design, 2003

A Configurable Built in Current Sensor for Mixed Signal Circuit Testing.
Proceedings of the 9th IEEE International On-Line Testing Symposium (IOLTS 2003), 2003

2002
SEU fault injection in simulation environments: example of VHDL configuration on FPGA device.
Proceedings of the 3rd Latin American Test Workshop, 2002

A BICS for CMOS Opamps by Monitoring the Supply Current Peak.
Proceedings of the 8th IEEE International On-Line Testing Workshop (IOLTW 2002), 2002

2000
Experimental Results on BIC Sensors for Transient Current Testing.
J. Electron. Test., 2000

Transient Current Monitoring Using a Current-to-Frequency Converter.
Proceedings of the 1st Latin American Test Workshop, 2000

A Crosstalk Sensor Implementation for Measuring Interferences in Digital CMOS VLSI Circuits.
Proceedings of the 6th IEEE International On-Line Testing Workshop (IOLTW 2000), 2000

1999
Analyzing the Need for ATPG Targeting GOS Defects.
Proceedings of the 17th IEEE VLSI Test Symposium (VTS '99), 1999

1998
Clocked Dosimeter Compatible with Digital CMOS Technology.
J. Electron. Test., 1998

Low-Power Fully-Testable Flow Meter in CMOS ASIC.
Proceedings of the 11th Annual Symposium on Integrated Circuits Design, 1998

Integrated Cmos Linear Dosimeter.
Proceedings of the 11th Annual Symposium on Integrated Circuits Design, 1998

1995
Current testability analysis of feedback bridging faults in CMOS circuits.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 1995

An approach to dynamic power consumption current testing of CMOS ICs.
Proceedings of the 13th IEEE VLSI Test Symposium (VTS'95), April 30, 1995


  Loading...