Crosstalk delay analysis of a 0.13-μm node test chip and precise gate-level simulation technology. - Yasuhiko Sasaki; Mitsumasa Sato; Masaru Kuramoto; Fujio Kikuchi; Tsutomu Kawashima; Hiroo Masuda; Kazuo Yano (IEEE J. Solid State Circuits, 2003)