A floating-point VLSI chip for the TRON architecture: an architecture for reliable numerical programming. - Shumpei Kawasaki; Mitsuru Watabe; Shigeki Morinaga (IEEE Micro, 1989)