AUTG: An Automatic UVM-based TestBench Generator for VLSI Chip Design Verification. - Mohammad Ismael; Ayman Hroub; Abdellatif Abu-Issa (ICM, 2023)

SystemVerilog-SystemC TestBench Architecture for VLSI Chip Design Verification. - Mohammad Ismael; Ayman Hroub; Nasib Naser (VLSI-SoC, 2024)