A double data rate 8T-cell SRAM architecture for systems-on-chip. - Saleh Abdel-Hafeez; Mohammad Shatnawi; Ann Gordon-Ross (ISSoC, 2012)