A 500 MS/s 6 bits delay line ADC with inherit sample & hold. - Ali H. Hassan; Maged Ali; Nabil Mohammed; Ahmed Ali 005; Mohammed Hassoubh; M. Wagih Ismail; Mohammed Refky; Hassan Mostafa (ICM, 2014)