Full-custom all-digital phase locked loop for clock generation. - Mu-lee Huang; Chung-Chih Hung (VLSI-DAT, 2015)