A Read Delay Compensated and Write Assist SRAM Cell with Power Gated and Power Delay Product Reduction Circuitry. - Mucherla Usha Rani; N. Siva Sankara Reddy; B. Rajendra Naik (J. Circuits Syst. Comput., 2025)