4-Transistor Ternary Content Addressable Memory Cell Design using Stacked Hybrid IGZO/Si Transistors. - Munhyeon Kim; Jae-Joon Kim (DAC, 2024)

Compute-in-Memory Array Design Using Stacked Hybrid IGZO/Si eDRAM cells. - Munhyeon Kim; Yulhwa Kim; Jae-Joon Kim (DATE, 2025)