Calibration of Logical Effort Transistor Sizing for On-the-Fly Low-Power Supergate Design. - Henrique Kessler; Murilo Bohlke; Leomar S. da Rosa; Marcelo Schiavon Porto; Vinícius V. Camargo (LASCAS, 2022)