A specified delay accomplishing clock router using multiple layers. - Mitsuho Seki; Kenji Inoue; Kazuo Kato; Kouki Tsurusaki; Shin'ichi Fukasawa; Hitoshi Sasaki; Mutsuhito Aizawa (ICCAD, 1994)