High Performance Single Chip Implementation for a Digital Protective Relay Using FPGA. - Jong Kang Park; Jong Tae Kim; Myung Chul Shin (ESA/VLSI, 2004)