An efficient scheme for interprocessor communication using dual-ported RAMs. - N. Jagadish; J. Mohan Kumar; Lalit M. Patnaik (IEEE Micro, 1989)