Design of Low Power Digital Phase Lock Loops. - K. Nagaraj; N. Nayak (SoCC, 2006)